Abstract-The purpose of this paper is to introduce a dynamic electro-thermal simulation and analysis approach for device design and short-circuit safe-operating-area (SOA) characterization using a physics-based electro-thermal Saber®* model. Model parameter extraction, simulation, and validation results are given for several commercially available 4H-silicon carbide ( 
INTRODUCTION
Short-circuit withstand time is an important attribute of power semiconductor devices that enables rugged performance of power electronics systems for many applications [1, 2] . Although the higher intrinsic temperature of wide-bandgap (WBG) semiconductors provides some advantage in shortcircuit performance, this is outweighed by the much more rapid heating of the voltage blocking layer due to the thinner voltage blocking layers and smaller die area which are otherwise a key advantage of WBG power devices. The purpose of this paper is to introduce a dynamic electro-thermal simulation and analysis approach for device design and short-circuit SOA characterization using a physics-based electro-thermal Saber®* model. Model parameter extraction, simulation, and validation results are given for several commercially available, 1200 V, 42 A (0.12 cm Fig. 1 shows the short-circuit measurement setup used for the MOSFETs. The DC bus voltage across the capacitor bank (C bank ) is set prior to the short-circuit event. The short-circuit current is measured as the voltage across the sensing resistor (R sense = 0.05 ). The circuit uses an isolated gate drive (represented by the transformer) [3] to drive the device under test (DUT). The V GS pulse amplitude is controlled by using the adjustable power supply and a zener clamp diode to provide a rectangular pulse that is referenced to the source of the DUT. For simplicity, the parasitic inductances (i.e., load inductance, stray inductance, and gate inductance) are not included in Fig.1 but they are characterized and included in the simulation circuit. 
II. APPROACH

A. Circuit Configuration of the Short-Circuit Test
B. Short-circuit Characteristics
Fig. 2 left graph shows the MOSFET drain-source voltage (V DS ), drain current (I D ), junction temperature (T j ), and total dissipated heating power (Q Total ). The right graph shows the Hefner chip thermal network component model [4, 5] that is modified to include 4H-SiC temperature dependent thermal properties of 4H-SiC and to include a higher density of thermal nodes. The higher density of thermal nodes is needed due to the higher material field strength of 4H-SiC, which results in thinner voltage blocking layers and thus higher power dissipation densities. This chip thermal network component model distributes the dissipated heat (Q = E·J) in the trapezoid determined by the dopant density and thickness of the voltage blocking layer.
For the pre-existing short-circuit tests discussed in this paper, the gate voltage is switched on while the drain remains shorted to the high-voltage supply with low impedance as shown in Fig. 1 . This results in a high drain current with the drain voltage remaining relatively constant at the high-voltage † Contribution of NIST, not subject to copyright. The devices discussed in this paper were produced by Cree Inc. * Saber® mixed-technology system simulation software is a registered trademark of Synopsys®, Inc. Certain commercial products or materials have been identified in order to specify or describe the subject matter of this paper adequately. This does not imply recommendation or endorsement by the NIST, nor does it imply that the products are the best for the purpose.
Type-A is used to designate 1200 V, 42 A SiC MOSFET: http://www.cree.com/~/media/Files/Cree/Power/Data%20Sheets/CMF20120D.pdf. ‡ Type-B is used to designate 1200 V, 31.6 A SiC MOSFET: http://www.cree.com/~/media/Files/Cree/Power/Data%20Sheets/C2M0080120D.pdf.
Proceedings of the 27th International Symposium on Power Semiconductor Devices & IC's May 10-14, 2015, Kowloon Shangri-La, Hong Kong supply value. Consequently, the voltage blocking region (drift region) of the MOSFET undergoes rapid adiabatic heating (i.e., heat does not diffuse significantly to surrounding regions during the event) as shown in Fig. 2 .
To accurately model the electrical characteristics of shortcircuit events, an extended model parameter extraction procedure is used to extract the temperature dependence of the saturation region transconductance parameter (K psat ) and channel length modulation parameter ( ) of the Hefner dynamic electro-thermal insulated gate bipolar transistors (IGBT) /MOSFET model [6, 7] for the high-current, highvoltage, and high-temperature conditions that occur during short-circuit events. Equation (1) is used for the MOSFET saturation current.
] (1) The values of K psat , threshold voltage (V T ) and their temperature coefficients in the Hefner IGBT/MOSFET models are typically extracted using the IGBT Model Parameter extrACtion Tools (IMPACT) [8] with a pulsed curve tracer and a temperature controlled test fixture. However, the temperature and drain voltage during short-circuit events go well beyond the practical ranges of this approach. Therefore, the IMPACT tools are supplemented with measurements using the low inductance test fixture as shown in Fig. 1 to extract the high temperature and high voltage dependence of the model parameters.
III. SHORT-CIRCUIT VALIDATION RESULTS
Figs. 3 and 4 are examples of the high temperature K psat parameter extraction for the temperature coefficients of (2). It should be noted that the temperature dependence can be bimodal (increasing and then decreasing) as in Fig. 3 or can be monotonically decreasing depending on the device type: (2) where, K po , K p2 , and K p4 are transconductance parameter factors at room temperature, and K p1 , K p3 , and K p5 are temperature coefficients of the transconductance parameter factors.
In Figs. 5 and 6, the short-circuit SOA is defined in terms of the application voltages (V GS and V DS ) for the failure events of Figs. 7-12 by plotting the short-circuit t failure versus . The solid reference curve (purple line) is for t failure = M SC / This enables a straight-forward calculation of the short-circuit withstand time based on application voltages and ) and basic model parameters ( and , where the more complex adiabatic heat source distribution, failure temperature, and temperature dependence of K psat are lumped into the single short-circuit figure of merit value (M SC = 2.65 for Type-A devices and M SC = 1.85 for Type-B devices). Minimizing the value of also improves short-circuit SOA.
Figs. 7-12 compare measured and simulated short-circuit failure waveforms for three different gate voltages and three different drain voltages for both Type-A and Type-B devices. Figs. 13 and 14 show the simulated internal temperature where each device failed for the short-circuit events. It should be noted that the failure temperature is chosen to be the hottest location in the chip (top thermal node in the model) at the t failure, which is identified by the time when the current starts to go vertical just before destruction in Figs. 7, 9, and 11 for Type-A devices and Figs. 8, 10 , and 12 for Type-B devices. Therefore, the devices may be beyond the safe turn-off condition at a time prior to the identified t failure event. On average, the failure temperature is approximately 650 o C ± 100 o C, and increases slightly with gate voltage for both Type-A and Type-B devices. 
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